cystech electronics corp. spec. no. : c302s issued date : 2004.11.26 revised date : 2013.02.20 page no. : 1/6 BAR40S2 cystek product specification small signal schottky diode BAR40S2 description planar silicon schottky barrier diode encapsulated in a sod-323 ve ry small plastic smd package. features ? guard ring protected ? low forward voltage drop ? very small plastic smd package ? pb-free lead plating and halogen-free package applications ? ultra high-speed switching ? voltage clamping ? protection circuits ? blocking diodes symbol outline BAR40S2 sod-323 ordering information device package shipping marking BAR40S2 sod-323 (pb-free lead plating an d halogen-free package) 3000 pcs / tape & reel jv
cystech electronics corp. spec. no. : c302s issued date : 2004.11.26 revised date : 2013.02.20 page no. : 2/6 BAR40S2 cystek product specification absolute maximum ratings symbol parameter conditions min max unit v r continuous reverse voltage - 40 v i f continuous forward current - 200 ma i frm repetitive peak forward current tp 1s, ? 0.5 - 300 ma i fsm non-repetitive peak forward current tp<1ms - 1000 ma ptot total power dissipation tamb 25 - 200 mw tstg storage temperature -65 +150 tj junction temperature - 125 tamb operating ambient temperature -65 +125 characteristics (ta=25 q c, unless otherwise specified) parameter symbol condition min. max. unit reverse breakdown voltage v br i r =100 a 40 - v v f (1) i f =0.1ma - 240 mv v f (2) i f =1ma - 320 mv v f (3) i f =10ma - 400 mv v f (4) i f =30ma - 500 mv forward voltage ( note 1 ) v f (5) i f =100ma - 800 mv reverse leakage current ( note 2 ) i r v r =25v - 2 a diode capacitance c d v r =1v, f=1mhz - 10 pf reverse recovery time trr when switched from i f = 10ma to i r =10ma; r l =100 : ; measured at i r =1ma - 5 ns notes : 1.pulse test, tp=380 s, duty cycle<2%. 2.pulse test, tp=300 s, duty cycle<2%. thermal characteristics symbol parameter conditions value unit r th j-a thermal resistance from junc tion to ambient note 1 635 k/w note 1 : device mounted on a fr-4 pcb
cystech electronics corp. spec. no. : c302s issued date : 2004.11.26 revised date : 2013.02.20 page no. : 3/6 BAR40S2 cystek product specification characteristic curves forward current & forward voltage 0 50 100 150 200 250 0 200 400 600 800 1000 forward voltage-v f (mv) forward current-i f (ma) diode capacitance & reverse-biased voltage 1 10 100 0.1 1 10 100 reverse biased voltage-v r (v) diode capacitance-cd (pf)
cystech electronics corp. spec. no. : c302s issued date : 2004.11.26 revised date : 2013.02.20 page no. : 4/6 BAR40S2 cystek product specification reel dimension carrier tape dimension
cystech electronics corp. spec. no. : c302s issued date : 2004.11.26 revised date : 2013.02.20 page no. : 5/6 BAR40S2 cystek product specification recommended wave soldering condition product peak temperature soldering time pb-free devices 260 +0/-5 c 5 +1/-1 seconds recommended temperature profile for ir reflow profile feature sn-pb eutectic assembly pb-free assembly average ramp-up rate (tsmax to tp) 3 c/second max. 3 c/second max. preheat ? temperature min(t s min) ? temperature max(t s max) ? time(ts min to ts max ) 100 c 150 c 60-120 seconds 150 c 200 c 60-180 seconds time maintained above: ? temperature (t l ) ? time (t l ) 183 c 60-150 seconds 217 c 60-150 seconds peak temperature(t p ) 240 +0/-5 c 260 +0/-5 c time within 5 c of actual peak temperature(tp) 10-30 seconds 20-40 seconds ramp down rate 6 c/second max. 6 c/second max. time 25 c to peak temperature 6 minutes max. 8 minutes max. note : all temperatures refer to topside of t he package, measured on the package body surface.
cystech electronics corp. spec. no. : c302s issued date : 2004.11.26 revised date : 2013.02.20 page no. : 6/6 BAR40S2 cystek product specification sod-323 dimension *: typical inches marking: 5 h jv 2-lead sod-323 plastic surface mounted package, cystek package code: s2 style: pin 1.cathode 2.anode d a h j k c e b 1 2 millimeters inches millimeters dim min. max. min. max. dim min. max. min. max. a 0.0630 0.0709 1.60 1.80 e 0.0060 ref 0.15 ref b 0.0453 0.0531 1.15 1.35 h 0.0000 0.0040 0.00 0.10 c 0.0315 0.0394 0.80 1.00 j 0. 0035 0.0070 0.089 0.177 d 0.0098 0.0157 0.25 0.40 k 0.0906 0.1063 2.30 2.70 notes: 1.controlling dimension : millimeters. 2.lead thickness specified per l/f drawing with solder plating. 3.if there is any question with pa cking specification or packing me thod, please contact your local cystek sales office. material: ? lead: pure tin plated. ? mold compound: epoxy resin family, flammability solid burning class: ul94v-0. important notice: ? all rights are reserved. reproduction in whole or in part is prohibited without the prior written approval of cystek. ? cystek reserves the right to make changes to its products without notice. ? cystek semiconductor products are not warranted to be suitable for use in life-support applications, or systems. ? cystek assumes no liability for any consequence of customer pr oduct design, infringement of pat ents, or application assistance .
|
